

Sec-D  
~~15.1~~

GENERAL-PURPOSE PERIPHERAL

design an interfacing circuit to set up the 8255A in the handshake mode (Mode 1) and write instructions to transfer data under status check I/O and interrupt I/O.  
operating modes of the 8254 timer and write instructions to set up the timer in the various modes.

- ☐ Explain the functions of the 8259A interrupt controller and its operation in the fully nested mode.
- ☐ Explain the process of the Direct Memory Access (DMA) and the functions of various elements of the 8237.

## 5.1 THE 8255A PROGRAMMABLE PERIPHERAL INTERFACE

The 8255A is a widely used, programmable, parallel I/O device. It can be programmed to transfer data under various conditions, from simple I/O to interrupt I/O. It is flexible, versatile, and economical (when multiple I/O ports are required), but somewhat complex. It is an important general-purpose I/O device that can be used with almost any microprocessor.

The 8255A has 24 I/O pins that can be grouped primarily in two 8-bit parallel ports: A and B, with the remaining eight bits as port C. The eight bits of port C can be used as individual bits or be grouped in two 4-bit ports:  $C_{UPPER}$  ( $C_U$ ) and  $C_{LOWER}$  ( $C_L$ ), as in Figure 15.1(a). The functions of these ports are defined by writing a control word in the control register.

Figure 15.1(b) shows all the functions of the 8255A, classified according to two modes: the Bit Set/Reset (BSR) mode and the I/O mode. The BSR mode is used to set or reset the bits in port C. The I/O mode is further divided into three modes: Mode 0, Mode 1, and Mode 2. In Mode 0, all ports function as simple I/O ports. Mode 1 is a handshake mode whereby ports A and/or B use bits from port C as handshake signals. In the handshake mode, two types of I/O data transfer can be implemented: status check and interrupt. In Mode 2, port A can be set up for bidirectional data transfer using handshake signals from port C, and port B can be set up either in Mode 0 or Mode 1.


### 15.1.1 Block Diagram of the 8255A

The block diagram in Figure 15.2(a) shows two 8-bit ports (A and B), two 4-bit ports ( $C_U$  and  $C_L$ ), the data bus buffer, and control logic. Figure 15.2(b) shows a simplified but expanded version of the internal structure, including a control register. This block diagram includes all the elements of a programmable device; port C performs functions similar to that of the status register in addition to providing handshake signals.

### CONTROL LOGIC

The control section has six lines. Their functions and connections are as follows:

- ☐ **RD (Read):** This control signal enables the Read operation. When the signal is low, the MPU reads data from a selected I/O port of the 8255A.
- ☐ **WR (Write):** This control signal enables the Write operation. When the signal goes low, the MPU writes into a selected I/O port or the control register.



(a)

FIGURE 15.1  
8255A I/O Ports

- ☐ RESET ports in t
- ☐ CS,  $A_0$ , and  $A_0$

3 The or the con

As an e lines. T signals shown

Sec-D





FIGURE 15.1  
8255A I/O Ports (a) and Their Modes (b)

- **RESET (Reset):** This is an active high signal; it clears the control register and sets all ports in the input mode.
  - **CS, A<sub>0</sub>, and A<sub>1</sub>:** These are device select signals.  $\overline{\text{CS}}$  is connected to a decoded address, and A<sub>0</sub> and A<sub>1</sub> are generally connected to MPU address lines A<sub>0</sub> and A<sub>1</sub>, respectively.
1. The  $\overline{\text{CS}}$  signal is the master Chip Select, and A<sub>0</sub> and A<sub>1</sub> specify one of the I/O ports or the control register as given below:

$\overline{\text{CS}}$	A <sub>1</sub>	A <sub>0</sub>	Selected
0	0	0	Port A
0	0	1	Port B
0	1	0	Port C
0	1	1	Control Register
1	X	X	8255A is not selected.

As an example, the port addresses in Figure 15.3(a) are determined by the  $\overline{\text{CS}}$ , A<sub>0</sub>, and A<sub>1</sub> lines. The  $\overline{\text{CS}}$  line goes low when A<sub>7</sub> = 1 and A<sub>6</sub> through A<sub>2</sub> are at logic 0. When these signals are combined with A<sub>0</sub> and A<sub>1</sub>, the port addresses range from 80H to 83H, as shown in Figure 15.3(b).





**FIGURE 15.2**  
8255A Block Diagram (a) and an Expanded Version of the Control Logic and I/O Ports (b)  
SOURCE: A: Intel Corporation, *Peripheral Components* (Santa Clara, Calif.: Author, 1993), p. 3-100.




FIGURE 15.3  
8255A Chip Select Logic (a) and I/O Port Addresses (b)

### CONTROL WORD

Figure 15.2(b) shows a register called the control register. The contents of this register, called the control word, specify an I/O function for each port. This register can be accessed to write a control word when A<sub>0</sub> and A<sub>1</sub> are at logic 1, as mentioned previously. The register is not accessible for a Read operation.

Bit D<sub>7</sub> of the control register specifies either the I/O function or the Bit Set/Reset function, as classified in Figure 15.1(b). If bit D<sub>7</sub> = 1, bits D<sub>6</sub>–D<sub>0</sub> determine I/O functions in various modes, as shown in Figure 15.4. If bit D<sub>7</sub> = 0, port C operates in the Bit Set/Reset (BSR) mode. The BSR control word does not affect the functions of ports A and B (the BSR mode will be described later).

To communicate with peripherals through the 8255A, three steps are necessary:

1. Determine the addresses of ports A, B, and C and of the control register according to the Chip Select logic and address lines A<sub>0</sub> and A<sub>1</sub>.
2. Write a control word in the control register.
3. Write I/O instructions to communicate with peripherals through ports A, B, and C.

Examples of the various modes are given in the next section.

### 15.1.2 Mode 0: Simple Input or Output

In this mode, ports A and B are used as two simple 8-bit I/O ports and port C as two 4-bit ports. Each port (or half-port, in case of C) can be programmed to function as simply an input port or an output port. The input/output features in Mode 0 are as follows:

1. Outputs are latched.
2. Inputs are not latched.
3. Ports do not have handshake or interrupt capability.

1. Identify the port addresses in Figure 15.5.
2. Identify the Mode 0 control word to configure port A and port C<sub>0</sub> as output ports and port B and port C<sub>1</sub> as input ports.

Example  
15.1

FIGURE 15.2  
8255A Block Diagram (a) and an Expanded Version of the Control Logic and I/O Ports (b)  
SOURCE: A: Intel Corporation, *Peripheral Components* (Santa Clara, Calif.: Author, 1993), p. 3–100.

+5 Volts	
GND	0 Volts






FIGURE 15.4  
8255A Control Word Format for I/O Mode

SOURCE: Adapted from Intel Corporation, *Peripheral Components* (Santa Clara, Calif.: Author, 1993), p. 3-104.

3. Write a program to read the DIP switches and display the reading from port B at port A and from port C<sub>L</sub> at port C<sub>U</sub>.

1. **Port Addresses** This is a memory-mapped I/O; when the address line A<sub>15</sub> is high, the Chip Select line is enabled. Assuming all don't care lines are at logic 0, the port addresses are as follows:

Port A	= 8000H (A <sub>1</sub> = 0, A <sub>0</sub> = 0)
Port B	= 8001H (A <sub>1</sub> = 0, A <sub>0</sub> = 1)
Port C	= 8002H (A <sub>1</sub> = 1, A <sub>0</sub> = 0)
Control Register	= 8003H (A <sub>1</sub> = 1, A <sub>0</sub> = 1)

Example  
15.1

A<sub>15</sub> —  
A<sub>1</sub> —  
A<sub>0</sub> —  
MEMR —  
MEMW —  
RESET OUT —

FIGURE 15.5  
Interfacing 8255A

2. Control Word

D<sub>7</sub> —  
1 —  
↓  
I/O Function

3. Program

```

MVI A, 8000H
STA 8000H
LDA 8001H
STA 8002H
LDA 8003H
ANI 0FH
RLC
RLC

```

```

RLC
RLC
STA 8002H      :Display data at port C0
HLT

```

**Program Description** The circuit is designed for memory-mapped I/O; therefore, the instructions are written as if all the 8255A ports are memory locations.

The ports are initialized by placing the control word 83H in the control register. The instructions STA and LDA are equivalent to the instructions OUT and IN, respectively.

In this example, the low four bits of port C are configured as input and the high four bits are configured as output; even though port C has one address for both halves  $C_0$  and  $C_1$  (8002H). Read and Write operations are differentiated by the control signals MEMR and MEMW. When the MPU reads port C (e.g., LDA 8002H), it receives eight bits in the accumulator. However, the high-order bits ( $D_7$ – $D_4$ ) must be ignored because the input data bits are in  $PC_3$ – $PC_0$ . To display these bits at the upper half of port C, bits ( $PC_3$ – $PC_0$ ) must be shifted to  $PC_7$ – $PC_4$ .


### 15.1.3 BSR (Bit Set/Reset) Mode

The BSR mode is concerned only with the eight bits of port C, which can be set or reset by writing an appropriate control word in the control register. A control word with bit  $D_7 = 0$  is recognized as a BSR control word and it does not alter any previously transmitted control word with bit  $D_7 = 1$ ; thus the I/O operations of ports A and B are not affected by a BSR control word. In the BSR mode, individual bits of port C can be used for applications such as an on/off switch.

#### BSR CONTROL WORD

This control word, when written in the control register, sets or resets one bit at a time, as specified in Figure 15.6.

**FIGURE 15.6**  
8255A Control Word Format in the BSR Mode





## INTERFACING PERIPHERALS (I/Os) AND APPLICATIONS

```

MVI A, 00001011      ; Word to set PC5 to turn on the fan
OUT CNTRL             ; Turn on the fan
POP PSW               ; Retrieve A and flags
RET
PUSH PSW              ; Save A and flags
MVI A, 00001010      ; Word to reset PC5 to turn off the fan
OUT CNTRL             ; Turn off the fan
POP PSW               ; Retrieve A and flags
RET
    
```

HEATON and HEATOFF are subroutines similar to FANON and FANOFF except that they turn on/off the bit PC<sub>6</sub>.

### PROGRAM DESCRIPTION

The subroutine initializes port A and the lower half of port C as inputs and the upper half of Port C as outputs. It disables RD and asserts WR signals. When WR goes low, the conversion begins and the INTR goes high. When the conversion is complete, the INTR goes low, indicating that the data byte is ready for reading (see Figure 13.13). The INTR signal can be read as input in a loop or it can be used to interrupt the processor.

The subroutine reads port C and places the status of PC<sub>0</sub> in the carry flag by rotating the bit right. If the CY flag is logic 1, the subroutine goes back to the label READ and reads Port C again. The subroutine stays in the loop until PC<sub>0</sub> is at logic zero. Once PC<sub>0</sub> goes low, the processor asserts RD low and reads the data byte. This data byte is already hardware calibrated to be read in degrees Centigrade. The subroutine compares the reading in A with the high set point (35°C). If the comparison does not generate a carry, it means the reading in A is higher than 35°C, and it calls a subroutine FANON to turn on the fan. If it generates a carry, it means the reading in A is lower than 35°C, and it turns off the fan by calling the subroutine FANOFF. However, the subroutine does not check whether a fan is already off or on; in some instances this may be a redundant action. Next it compares the reading with the low set point (10°C). If the reading is lower than 10°C, it calls the subroutine HEATON and if it is higher than 10°C, it calls the subroutine HEATOFF. The subroutines FANON, FANOFF, HEATON, and HEATOFF turn on/off bits PC<sub>5</sub> and PC<sub>6</sub> connected to the fan and the heater.

### 15.1.5 Mode 1: Input or Output with Handshake

In Mode 1, handshake signals are exchanged between the MPU and peripherals prior to data transfer. The features of this mode include the following:

1. Two ports (A and B) function as 8-bit I/O ports. They can be configured either as input or output ports.
2. Each port uses three lines from port C as handshake signals. The remaining two lines of port C can be used for simple I/O functions.
3. Input and output data are latched.
4. Interrupt logic is supported.

Jain Photostat & Cyber Cafe  
 V.C.E. Road, ROHTAK-124001  
 Ph. 01262-270400, 249376, 9068098262

#### GENERAL-PURPOSE

In the 8255, according to the I/O discussed separately.

#### MODE 1: INPUT

Figure 15.8(a) and B are configured. PC<sub>5</sub>, Port B signals are as follows:

- ☐ STB (Strobe) indicate that IBF and IBF
- ☐ IBF (Input Buffer Full) that the input data (Figure 15.8(a))
- ☐ INTR (Interrupt) MPU. The logic 1.



# GENERAL-PURPOSE PROGRAMMABLE PERIPHERAL DEVICES

473

In the 8255A, the specific lines from port C used for handshake signals vary according to the I/O function of a port. Therefore, input and output functions in Mode 1 are discussed separately.

## MODE 1: INPUT CONTROL SIGNALS

Figure 15.8(a) shows the associated control signals used for handshaking when ports A and B are configured as input ports. Port A uses the upper three signals: PC<sub>3</sub>, PC<sub>4</sub>, and PC<sub>5</sub>. Port B uses the lower three signals: PC<sub>2</sub>, PC<sub>1</sub>, and PC<sub>0</sub>. The functions of these signals are as follows:

- **STB** (Strobe Input): This signal (active low) is generated by a peripheral device to indicate that it has transmitted a byte of data. The 8255A, in response to **STB**, generates **IBF** and **INTR**, as shown in Figure 15.9.
- **IBF** (Input Buffer Full): This signal is an acknowledgment by the 8255A to indicate that the input latch has received the data byte. This is reset when the MPU reads the data (Figure 15.9).
- **INTR** (Interrupt Request): This is an output signal that may be used to interrupt the MPU. This signal is generated if **STB**, **IBF**, and **INTE** (Internal flip-flop) are all at logic 1. This is reset by the falling edge of the **RD** signal (Figure 15.9).






FIGURE 15.8  
8255A Mode 1: Input Configuration

SOURCE: Adapted from Intel Corporation, *Peripheral Components* (Santa Clara, Calif.: Author, 1993), p. 3-110.






FIGURE 15.9

8255A Mode 1: Timing Waveforms for Strobed Input (with Handshake)

SOURCE: Adapted from Intel Corporation, *Peripheral Components* (Santa Clara, Calif.: Author, 1993), p. 3-110.

☒ **INTE (Interrupt Enable):** This is an internal flip-flop used to enable or disable the generation of the INTR signal. The two flip-flops  $INTE_A$  and  $INTE_B$  are set/reset using the BSR mode. The  $INTE_A$  is enabled or disabled through  $PC_4$ , and  $INTE_B$  is enabled or disabled through  $PC_2$ .

### CONTROL AND STATUS WORDS

Figure 15.8(b) uses control words derived from Figure 15.4 to set up port A and port B as input ports in Mode 1. Similarly, Figure 15.8(c) also shows the status word, which will be placed in the accumulator if port C is read.

### PROGRAMMING THE 8255A IN MODE 1

The 8255A can be programmed to function using either status check I/O or interrupt I/O. Figure 15.10(a) shows a flowchart for the status check I/O. In this flowchart, the MPU continues to check data status through the IBF line until it goes high. This is a simplified flowchart; however, it does not show how to handle data transfer if two ports are being used. The technique is similar to that of Mode 0 combined with the BSR mode. The disadvantage of the status check I/O with handshake is that the MPU is tied up in the loop.

The flowchart in Figure 15.10(b) shows the steps required for the interrupt I/O, assuming that vectored interrupts are available. The confusing step in the interrupt I/O is to set INTE either for port A or port B. Figure 15.8(a) shows that the STB signal is connected to pin  $PC_4$  and the  $INTE_A$  is also controlled by the pin  $PC_4$ . (In port B, pin  $PC_2$  is used for the same purposes.) However, the  $INTE_A$  is set or reset in the BSR mode and the BSR control word has no effect when ports A and B are set in Mode 1.

In case the INTR line is used to implement the interrupt, it may be necessary to read the status of  $INTR_A$  and  $INTR_B$  to identify the port requesting an interrupt service and to determine the priority through software, if necessary.




FIGURE 15.10  
Flowcharts: Status Check I/O (a) and Interrupt I/O (b)

### MODE 1: OUTPUT CONTROL SIGNALS

Figure 15.11 shows the control signals when ports A and B are configured as output ports. These signals are defined as follows:

- ☐ **OBF (Output Buffer Full):** This is an output signal that goes low when the MPU writes data into the output latch of the 8255A. This signal indicates to an output peripheral that new data are ready to be read (Figure 15.12). It goes high again after the 8255A receives an **ACK** from the peripheral.
- ☐ **ACK (Acknowledge):** This is an input signal from a peripheral that must output a low when the peripheral receives the data from the 8255A ports (Figure 15.12).
- ☐ **INTR (Interrupt Request):** This is an output signal, and it is set by the rising edge of the **ACK** signal. This signal can be used to interrupt the MPU to request the next data byte for output. The **INTR** is set when **OBF**, **ACK**, and **INTE** are all one (Figure 15.12) and reset by the falling edge of **WR**.
- ☐ **INTE (Interrupt Enable):** This is an internal flip-flop to a port and needs to be set to generate the **INTR** signal. The two flip-flops **INTE<sub>A</sub>** and **INTE<sub>B</sub>** are controlled by bits **PC<sub>6</sub>** and **PC<sub>2</sub>**, respectively, through the **BSR** mode.
- ☐ **PC<sub>4,5</sub>:** These two lines can be set up either as input or output.

### CONTROL AND STATUS WORDS

Figure 15.11(b) shows the control word used to set up ports A and B as output ports in Mode 1. Similarly, Figure 15.11(c) also shows the status word, which will be placed in the accumulator if port C is read.






FIGURE 15.11  
8255A Mode 1: Output Configuration

SOURCE: Adapted from Intel Corporation, *Peripheral Components* (Santa Clara, Calif.: Author, 1993), p. 3-111.




FIGURE 15.12  
8255 Mode 1: Timing Waveforms for Strobed (with Handshake) Output

SOURCE: Adapted from Intel Corporation, *Peripheral Components* (Santa Clara, Calif.: Author, 1993), p. 3-111.

### 15.1.6 Illustration: An Application of the 8255A in the Handshake Mode (Mode 1)

#### PROBLEM STATEMENT

Figure 15.13 shows an interfacing circuit using the 8255A in Mode 1. Port A is designed as the input port for a keyboard with interrupt I/O, and port B is designed as the output port for a printer with status check I/O.