

Here

CLK	D	Q
0	x	No change
1	0	0
1	1	1

Case 1 :**D - High** **$Q_n = 1$**

in fig 4.45

If

 $D = 1$

Means

 $S = 1$ & $R = 0$

That's case of S-R Flip-Flop, Flip-Flop is said to be in set state and logic 1 is stored.

Case 2 :**D - Low** **$Q_n = 1$**

in fig. 4.45

If

 $D = 0$

Means

 $S = 0$ & $R = 1$

That's again case of S-R Flip-Flop, Flip-Flop is said to be in Reset state and logic 0 is stored.

DO YOU KNOW ?

D Flip-Flop is also known as Delay Flip-Flop.

Concluding Case 1 and Case 2

"The output Q follows input D at rising edge of clock pulse".

Truth Table :

Positive edge Triggered clock	D	Q_{n+1}	$\overline{Q_{n+1}}$
↑	1	1	0
↑	0	0	1

4.11 EDGE-TRIGGERED J-K FLIP-FLOP

J-K Flip-Flop is also identical to S-R Flip-Flop but having the advantages that, it does not have invalid state.

Features —

- It's a versatile Flip-Flop
- It avoids the invalid-state condition of S-R Flip-Flop
- It is most widely used Flip-Flop among all Flip-Flops.
- It is most widely used in digital system.

(J-K Flip-Flop is derived from S-R Flip-Flop by connecting Q output back with input of N_2 and simultaneously \overline{Q} output back with input of N_1)

**Case 1 :**

J—

CLK

K—

Let's take

Ou

Ou

I

Hence ou

I

Hence ou

Hence there
assumed.





Fig. 4.48. (b)

Case 1:

$$J = 0$$

$$K = 0$$

CLK - High () is shown as Clk = 1




Fig. 4.49.

Let's take

$$Q = 1$$

$$J = 0$$

$$K = 0$$

Assumption

Output of $N_1 = 1$ ($\because J = 0, \text{CLK} - \text{High} = 1, \bar{Q} = 0$)

Output of $N_2 = 1$ ($\because K = 0, \text{CLK} = 1, Q = 1$)

Input of $N_4 = 1 \text{ \& } 1$ $\because Q$ is coupled back to Input of N_4

Hence output of $N_4 = 0$

Means $\bar{Q} = 0$

Input of $N_3 = 1 \text{ \& } 0$ $\because \bar{Q}$ is coupled back to Input of N_3

Hence output of $N_3 = 1$

Means $Q = 1$

Hence there is no change in the output. It is same as that we have initially assumed.





AB	AB	AB
00	0	1
01	0	1
10	0	1
11	1	0

Case 2 :

$J = 0$

$K = 1$



$\& \quad Q = 1$

CLK - High ()**Fig. 4.50.**Output of $N_1 = 1$ ($\because J = 0$, CLK - High (), $\bar{Q} = 0$)Output of $N_2 = 0$ ($\because K = 1$, CLK - High (), $Q = 1$)Input of N_3 = Output of $N_1 = 1$ Input of N_4 = Output of $N_2 = 0$ Output of $N_4 = 1$ [\because Input of $N_4 = 0$ & 1]Because Q is coupled back to Input of N_4 Output of $N_3 = 0$ [\because Input of $N_3 = 1$ & 0]Because \bar{Q} is coupled back to Input of N_3 Hence Flip-Flop is said to be reset because $Q = 0$. Previously we have assumed $Q = 1$.**Case 3 :**

$J = 1$

$K = 0$

$\& \quad Q = 1$

CLK - High ()**Fig. 4.51.**

Sequential Logic Cir

Ou

Ou

I

I

Ou

 $\therefore Q$ is coup $\therefore \bar{Q}$ is coup

Hence Flip-F

Case 4 :**Subcase 1 :**Because Q Because \bar{Q} **Subcase 2 :**

Output of $N_1 = 1$ ($\because J = 1$, CLK - High (), $\bar{Q} = 0$)

Output of $N_2 = 1$ ($\because K = 0$, CLK - High (), $Q = 1$)

Input of $N_3 = \text{Output of } N_1 = 1$

Input of $N_4 = \text{Output of } N_2 = 1$

Output of $N_4 = 0$ [$\because \text{Input of } N_4 = 1 \text{ \& } 1$]

$\because Q$ is coupled back to Input of N_4

Output of $N_3 = 1$ [$\because \text{Input of } N_3 = 1 \text{ \& } 0$]

$\because \bar{Q}$ is coupled back to Input of N_3

Hence Flip-Flop is said to be set $\because Q = 1$.

Case 4 :

Subcase 1 :

$J = 1$

$K = 1$ & $Q = 1$

CLK - High ()




Fig. 4.52.

Output of $N_1 = 1$ ($\because J = 1$, CLK - High (), $\bar{Q} = 0$)

Output of $N_2 = 0$ ($\because K = 1$, CLK - High (), $Q = 1$)

Input of $N_3 = \text{Output of } N_1 = 1$

Input of $N_4 = \text{Output of } N_2 = 0$

Output of $N_4 = 1$ [$\because \text{Input of } N_4 = 0 \text{ \& } 1$]

Because Q is coupled back to Input of N_4

Output of $N_3 = 0$ [$\because \text{Input of } N_3 = 1 \text{ \& } 1$]

Because \bar{Q} is coupled back to Input of N_3

Subcase 2 :

$J = 1$

$K = 1$ & $Q = 0$

CLK - High ()




Fig. 4.53.

Output of $N_1 = 0$ ($\because J = 1$, CLK - High (), $\bar{Q} = 1$)

Output of $N_2 = 1$ ($\because K = 1$, CLK - High (), $Q = 0$)

Input of $N_3 = \text{Output of } N_1 = 0$

Input of $N_4 = \text{Output of } N_2 = 1$

Output of $N_3 = 1$ [$\because \text{Input of } N_3 = 0 \text{ \& } 1$]

$\therefore \bar{Q}$ is coupled back to Input of N_3

Output of $N_4 = 0$ [$\because \text{Input of } N_4 = 1 \text{ \& } 1$]

$\therefore Q$ is coupled back to Input of N_4

We conclude from subcase 1 and subcase 2 that, Flip-Flop revert its state. It goes to opposite state. This condition is most commonly known as Toggle condition.

Hence Flip-Flop is said to be set $\therefore Q = 1$.

Truth Table


Q_0 - Previous output

CLK	J	K	Q	\bar{Q}
	0	0	Q_0	\bar{Q}_0 (No change)
	0	1	0	1 (Set)
	1	0	1	0 (Reset)
	1	1	\bar{Q}_0	Q_0 (Toggle)

Note: If we had level triggering instead of edge triggering, then if CLK = 1, $J = 1$, $K = 1$. This causes output to get complemented again and again until CLK becomes zero. This condition is undesired and hence to avoid this condition, we have taken clock pulse with edge triggering.

Sequential Logic Circuits

4.11.1 Timing Diagram



Here

CLK
0
1
↓
x
↑
↑
↑

4.12 PRESET AND CLEAR

They are used to set the output of the flip-flop to a specific value i.e., in order to initialize the flip-flop, these inputs are known as preset (P) and clear (C).

These inputs are asynchronous with the clock. The signals S-R, J-K, and D are synchronous with the clock pulse. A D type flip-flop has a single data input D and a clock input.

Q 0

Q

), $\bar{Q} = 1$)

), $Q = 0$)

Q
(No change)
(Set)
(Reset)
(Toggle)

, then if $CLK = 1$,
n and again until
nce to avoid this

4.11.1 Timing Diagram of Positive Edge Triggered JK Flip Flop




Fig. 4.54.

Here

CLK	J	K	Q
0	x	x	No change (NC)
1	x	x	No change (NC)
↓	x	x	No change (NC)
x	0	0	No change (NC)
↑	0	1	0 (Reset)
↑	1	0	1 (Set)
↑	1	1	Toggle

4.12 PRESET AND CLEAR SIGNAL

They are used to set or reset the state of flip flop regardless of the state of clock input i.e., in order to assign the initial state of the flip flop. These inputs are known as preset (P_r) or direct set (S_D) and clear (C_r) or direct reset (R_D).

These inputs are applied at any time between clock pulses and is not synchronism with the clock pulse. It means that they are asynchronous signals. The signals S-R, J-K and D are synchronous signal or inputs because data on these inputs are transferred to the flip flops output only on the triggering edge of the clock pulse means data are transferred synchronously with the clock pulse. A D type flip flop with preset and clear signal is shown as follows :




Fig. 4.55.

Logic symbol of *D* type flip flop with preset and clear is shown below :




Fig. 4.56.

They are generally active low signal. The truth table is shown as follows :

Inputs		Output		Operation
CLK	Cr	Pr	Q	
1	1	1	Q_{n+1}	Performed
0	1	0	1	Normal flip flop
0	0	1	0	Preset (Set)
0	0	0	—	Clear (Reset)
0	0	0	—	Uncertain

For Clocked S-R Flip Flop

The preset and clear inputs are shown as follows :




Fig. 4.57.

Sequential Logic Circuits

Here

When Clk = 1,

When Clk = 1,

and in that case (flip flop).

The $Pr = Cr = 1$ are present and high works as normal circuit.

When Clk = 0,

circuit because $Cr = 1$

when it is low i.e.,

When Clk = 0, by the circuit.

The truth table

Input	
CLK	Cr
1	1
0	0
0	1


Application Area

They are used for function on a multi-bit data. They can reset them all at once.

Summary

- Preset and clear
- Both are active low
- When $Pr = 1$ and $Cr = 1$
- When $Pr = 0$ and $Cr = 1$
- When $Pr = 1$ and $Cr = 0$
- When $Pr = 0$ and $Cr = 0$

4.13 T FLIP-FLOP



If we connect the common connection to ground, it becomes an SR flip-flop.

Here
When $\text{Clk} = 1$, $S = 1$ & $R = 0$, then output = 1 and
When $\text{Clk} = 1$, $S = 0$ & $R = 1$, then output = 0
and in that case, the $\overline{Pr} = \overline{Cr} = 1$, works as clocked S-R flip flop (normal flip flop).

The $\overline{Pr} = \overline{Cr} = 1$, takes the low value because inside the circuit \overline{Pr} and \overline{Cr} are present and high on both the inputs make them low and hence, the circuit works as normal clocked S-R flip flop.

When $\text{Clk} = 0$, $\overline{Cr} = 0$ & $\overline{Pr} = 1$, then clear operation is performed by the circuit because \overline{Cr} is activated as they are active low signal means worked, when it is low i.e., '0'.

When $\text{Clk} = 0$, $\overline{Cr} = 1$ & $\overline{Pr} = 0$, then preset means set operation is performed by the circuit.

The truth table is given as follows :

Inputs			Outputs	Operation Performed
CLK	\overline{Cr}	\overline{Pr}	Q_n	
1	1	1	Q_{n+1} (Clocked S-R operation)	Normal flip flop
0	0	1	0 (Reset)	Clear
0	1	0	1 (set)	Preset

Application Area

They are used when multiple flip flops are ganged together to perform a function on a multi-bit binary word and a single line is needed to set or reset them all at once.

Summary

- Preset and clear are asynchronous signals or inputs.
- Both are active low signal.
- When $\overline{Pr} = 0$ and $\overline{Cr} = 1$, then Preset operation is performed in the circuit.
- When $\overline{Pr} = 1$ and $\overline{Cr} = 0$, then clear operation is performed in the circuit.
- When $\overline{Pr} = \overline{Cr} = 1$, then circuit perform normal flip flop operation.

4.13 T FLIP-FLOP (TRIGGER / TOGGLE FLIP-FLOP)




Fig. 4.58.

If we connect J & K inputs together in a J - K Flip-Flop, then we can label common connection of J - K Flip-Flop as T input.




Fig. 4.59.

Case 1 :

$T = 0$ Means $J = 0$ $K = 0$ $Q_n = 1$

Then there is no change in the output (as seen in edge-triggered J - K Flip-Flop) $Q_{n+1} = 1$

Case 2 :

$T = 1$ Means $J = 1$ $K = 1$ $Q_n = 1$

Then there is reverse of state of output (as compare to previous Input)
Hence $Q_{n+1} = 0$

Concluding Remarks

If $T = 1$ and $Q_n = 0$ (Previous), Then $Q_{n+1} = 1$ (Present)
Otherwise

If $T = 1$ and $Q_n = 1$ (Previous), Then $Q_{n+1} = 0$ (Present)

Means output will change its state from 0 to 1 or 1 to 0. This process is called toggling. That's why T Flip-Flop is also called as Toggle Flip-Flop.

Hence

T	Q_n (Previous)	Q_{n+1} (Present)
0	0	0
0	1	1
1	0	1
1	1	0

i.e., Truth table of T flip flop

T	Q_{n+1}
0	Q_n
1	\bar{Q}_n

DO YOU KNOW ?

T Flip Flops are most commonly used in binary counters, because of its divide-by-2 capability.

4.14 RACE AROUND CONDITION

In case of level triggered JK flip flop when $J = K = 1$, then output $Q_{n+1} = \bar{Q}_n$
i.e., output is the invert of previous output and this yields to continuous change

Sequential Logic Circuit
in value of Q_{n+1} from
zero in a single clock
around condition
A condition in which
output is continuous
and 1 to 0 in a single
race around condition
If Δt is the propagation
its output and T is the
this equation must be

Where t_p is the propagation delay

Methods to Remove Race Around Condition

There are two methods to remove the race around condition as follows :

- (1) Use Edge-triggered flip-flop
- (2) Flip flop with clock enable

means Δt is the propagation delay
pulse is high when the clock
condition

- (3) Use of Master-Slave flip-flop

4.15 MASTER-SLAVE FLIP-FLOP

It's a cascade of two flip-flops. The clock of the first flip-flop is high when the clock of the second flip-flop is low.

Hence final output is effective. Hence it is called as Master-Slave flip-flop. In this way the output is as slave.

Master-Slave
F/F

Positive
clock

When CLK is high
(because Inverter output is low)

When CLK is low

Sequential Logic Circuits and its Design

in value of Q_{n+1} from zero to one and one to zero in a single clock pulse is term as race around condition.

A condition in which $J = K = 1$ and the output is continuously changes from 0 to 1 and 1 to 0 in a single clock pulse is called race around condition.

If Δt is the propagation delay of flip flop i.e., after Δt time, flip flop changes its output and T is total time of one clock pulse then for race around condition this equation must satisfied :

$$0 < \Delta t < t_p \quad \text{Equation}$$

Where t_p is time period where pulse is high.

Methods to Remove Race-Around Condition

There are three methods to remove race-around condition which are as follows :

- (1) Use Edge-Triggered flip flop.
- (2) Flip flop must follows the following equation

$$t_p < \Delta t < T$$

means Δt (Propagation delay) must be greater than t_p (time period when pulse is high) and lesser than T (total time period of pulse). In above condition flip flop calculate its value one time in one clock pulse.

- (3) Use of Master-slave flip flop to lock the output for complete clock cycle.

4.15 MASTER SLAVE J-K FLIP-FLOP

It's a cascade of two flip-flops in which first one responds to data inputs when clock is high whereas second one responds to output of first one when clock is low.

Hence final output changes only when clock is low, when data inputs are not effective. Hence race around condition gets eliminated.

In this way first flip-flop is known as master and second flip-flop is known as slave.

$$\begin{array}{ccc} \text{Master} & + & \text{Slave} \\ \text{F/F} & & \text{F/F} \end{array} \Rightarrow \text{Master-slave F/F}$$

⇓
Positively
clocked

⇓
Negatively
clocked

When CLK is High: Master will be active and slave will be deactive
(because Inverted CLK of master is provided to slave)

When CLK is Low : Master will be deactive and slave will be active




Fig. 4.60. (a)




Fig. 4.61.

Let's assume that Q_N and \bar{Q}_N are present outputs of S-R flip-flop i.e., slave flip-flop and most precisely of master-slave flip-flop.

Similarly Q_{N+1} and \bar{Q}_{N+1} are next state outputs of S-R flip-flop i.e., slave flip-flop and most precisely of Master-slave Flip-flop.

We also assume that Q_1 and \bar{Q}_1 are present state outputs of J-K flip-flop i.e., Master flip-flop.

Similarly Q_2 and \bar{Q}_2 are next state outputs of J-K flip-flop i.e., master flip-flop.

Now it is very important to observe that Q_2 and \bar{Q}_2 are driving S and R inputs of slave flip-flop respectively.



It means $S = Q_2$

$R = \bar{Q}_2$

It is also necessary to observe that if we assume $Q_N = 0$ and $\bar{Q}_N = 1$, then we have to automatically assume $Q_1 = 0$ and $\bar{Q}_1 = 1$. Because it is not possible to achieve $Q_N = 0$ and $\bar{Q}_N = 1$ if $S = Q_1 = 1$ and $R = \bar{Q}_1 = 0$.

Similarly if we assume $Q_N = 1$ and $\bar{Q}_N = 0$. Then we have to automatically assume $Q_1 = 1$ and $\bar{Q}_1 = 0$ because it is not possible to achieve $Q_N = 1$ and $\bar{Q}_N = 0$ if $S = Q_1 = 0$ and $R = \bar{Q}_1 = 1$.

Sequential Logic Circuits and
Case 1:



Note: The value

Sequential Logic Circuits and its Design




Fig. 4.62.

Master	J	K	Q_N	\bar{Q}_N
Active	0	0	0	1
	Q_1	\bar{Q}_1	Q_2	\bar{Q}_2
	0	1	0	1
Assumed present state of J-K F/F			Obtained Next states of J-K F/F	




Fig. 4.63.

Q_N	\bar{Q}_N	Q_{N+1}	\bar{Q}_{N+1}
0	1	0	1
Assumed present state of S-R F/F		Obtained next state of S-R F/F	

Note: The values of Q_1 and \bar{Q}_1 must be same with Q_N and \bar{Q}_N




Fig. 4.64.

Master	J	K	Q_N	\bar{Q}_N	Q_1	\bar{Q}_1	Q_{N+1}	\bar{Q}_{N+1}
Active	0	1	1	0	1	0	1	0

Assumed present state of J-K F/F Obtained next state of J-K F/F




Fig. 6.65.

Q_N	\bar{Q}_N	Q_{N+1}	\bar{Q}_{N+1}
1	0	1	0

Assumed present state of S-R F/F Obtained next state of S-R F/F

Case 2






Fig. 4.66.

Sequential Logic Circuits

Master active J 0



Slave active



Master active

J K
0 1

Sequential Logic Circuits and its Design

	J	K	Q_N	\bar{Q}_N	Q_1	\bar{Q}_1	Q_{N+1}	\bar{Q}_{N+1}
Master active	0	1	0	1	0	1	0	1

Assumed present state of J-K F/F Obtained next state of J-K F/F




Fig. 4.67.

	J	K	Q_N	\bar{Q}_N	Q_{N+1}	\bar{Q}_{N+1}
Slave active	0	1	0	1	0	1

Assumed present state of S-R F/F Obtained next state of S-R F/F




Fig. 4.68.

Master active	J	K	Q_N	\bar{Q}_N	Q_1	\bar{Q}_1	Q_2	\bar{Q}_2
	0	1	1	0	1	0	0	1

Assumed present state of J-K F/F master F/F Obtained Next state of J-K F/F Master F/F




Fig. 4.69.

Slave Active

J	K
0	1

Q_N	\bar{Q}_N
1	0

Q_{N+1}	\bar{Q}_{N+1}
0	1

Assumed present state of S-R F/F Obtained Next state of S-R F/F

Case 3




Fig. 4.70.

Master active

J	K
1	0

Q_N	\bar{Q}_N
0	1


Q_1	\bar{Q}_1
0	1

Q_2	\bar{Q}_2
1	0


Assumed present state of J-K F/F

Obtained Next state of J-K F/F

Sequential Logic Circuits and




Slave active



Master active J K

1	0
---	---



Sequential Logic Circuits and its Design




Fig. 4.71.

Slave active

Q_N	\bar{Q}_N	Q_{N+1}	\bar{Q}_{N+1}
0	1	1	0

Assumed present S-R F/F Obtained Next state of S-R F/F




Fig. 4.72.

Master active J	K	Q_N	\bar{Q}_N	Q_1	\bar{Q}_1	Q_2	\bar{Q}_2
1	0	1	0	1	0	1	0

Assumed present state J-K F/F Obtained Next state of J-K F/F




Fig. 4.73.

Slave
Active

J K
1 0

Q_N \bar{Q}_N
0 1
Assumed present
state of S-R F/F

Q_{N+1} \bar{Q}_{N+1}
1 0
Obtained Next
state of S-R F/F

Case 4




Fig. 4.74.

Master J K
Active 1 1

Q_N \bar{Q}_N
0 1

Q_1 \bar{Q}_1
0 1
Assumed present
state of J-K F/F/
Master F/F

Q_2 \bar{Q}_2
1 0

Obtained Next
state of J-K F/F/
Master F/F




Fig. 4.75.

Slave active


J K
1 1

Q_N \bar{Q}_N
0 1
Assumed present
state of S-R F/F


Q_{N+1} \bar{Q}_{N+1}
1 0

Obtained Next
state of S-R F/F

Sequential Logic Circuits a



Master J
active 1



Slave
active

Sequential Logic Circuits and its Design




Fig. 4.76.

Master	J	K	Q_N	\bar{Q}_N	Q_1	\bar{Q}_1	Q_2	\bar{Q}_2
active	1	1	1	0	1	0	0	1

Assumed present state of J-K F/F F/F

Obtained Next state of J-K F/F




Fig. 4.77.

Slave	J	K	Q_N	\bar{Q}_N	Q_{N+1}	\bar{Q}_{N+1}
active	1	1	1	0	0	1

Assumed present state of S-R F/F

Obtained Next state of S-R F/F

Truth table (Characteristic table of master slave J-K flip flop)

	J	K	Q_1	\bar{Q}_1	Q_2	\bar{Q}_2	S	R	Q_N	\bar{Q}_N	Q_{N+1}	\bar{Q}_{N+1}
CLK = 1	0	0	0	1	0	1			0	1	Slave deactive	
CLK = 0	Master - Deactive						0	1	0	1	0	1
CLK = 1	0	0	1	0	1	0	No change		1	0	Slave deactive	
CLK = 0	Master - Deactive						1	0	1	0	1	0
CLK = 1	0	1	0	1	0	1			0	1	Slave deactive	
CLK = 0	Master - Deactive						0	1	0	1	0	1
CLK = 1	0	1	1	0	0	1	Reset		1	0	Slave deactive	
CLK = 0	Master - Deactive						0	0	1	0	0	1
CLK = 1	1	0	0	1	1	0			0	1	Slave deactive	
CLK = 0	Master - Deactive						1	0	0	1	1	0
CLK = 1	1	0	1	0	1	0	Set		1	0	Slave deactive	
CLK = 0	Master - Deactive						1	0	1	0	1	0
CLK = 1	1	1	0	1	1	0			0	1	Slave deactive	
CLK = 0	Master - Deactive						1	0	0	1	1	0
CLK = 1	1	1	1	0	0	1	Toggle		1	0	Slave deactive	
CLK = 0	Master - Deactive						0	1	1	0	0	1

CLK. Action done by master during +Ve CLK is just copied by slave during -VE CLK.

↓ This process is called as
Cocking

How Race around condition gets avoided in Master slave J-K Flip Flop

If

$$J = K = 1$$

CLK = 1 Then master toggles but slave remains deactive.

Similarly

When CLK = 0 Then slave toggles but master remains deactive.

Sequential Logic Circuits and
In this way, when
is low for slave F/F, sin
effective because CLK
ineffective when CLK
In this way race ar

4.16 WHAT IS THE RACE CONDITION

Generally we take edge-
or negative edge-

Then if $J = K = 1$

Now instead of e
output keeps on tog
oscillations are produ

"Hence if togg
single CLK cycle,
generally take CLK

4.17 APPLICATION

- Parallely data
of data bits to
Application of
memory.

Hence we can

- We can divid
We can say th
Flip-Flop cha
direction → R
→ For negati

1. Flip-Flop Me

2. Flip-Flop Me

3. Flip-Flop Me

⋮

N Flip-Flop Me

— Flip-Flops ca

— Flip-Flops is

4.18 DIFFERENC

- Latches are
- Latches tak
- Latches tak
- Latch is sen
to glitches.