260 .

Here

Clk	R	S	Q
Low	×	×	No change
High	0	0	No change
High	0	1	1
High	1	0	0
High	1	1	* (Race)

#### 4.7. FLIP-FLOP

## DO YOU KNOW?

"A basic memory element & a bistable device which remains either in state 1 or state 0". Flip-Flops are again sequential circuits because of feedback arrangement associated with it. Flip-


Clock is a square wave signal used to synchronize overall action of system.

Flops are basically synchronous/clocked sequential logic circuits, for which change in output takes place in synchronization with the clock.

It must be clear from above paragraph that Latches and Flip-Flops are similar but Flip-Flop is modified form of Latch with additional control input (Clock/Enable). In this way, we can better control the output.

Clock is basically used to control Flip-Flops.

Clock can be classified into two categories:



#### (1) Positive Clocking

If Flip-Flop changes its state at high clock pulse, then Flip-Flop is said  $\ensuremath{\mathfrak{t}}$ have positive clocking (based on applied Input).

## (2) Negative Clocking

If Flip-Flop changes its state (based on applied Input), then Flip-Flop is said to have negative clocking.

Let's take an R-C circuit and try to understand, how we can utilize clock for triggering Flip-Flops.




Fig. 4.35. R-C Differentiator circuit.

In the above circuit, value of R and C is taken in such a way that : where t is time period of clock pulse.

Let's take High clock pulse and hence capacitor C gets fully charged and hence capacitor C gets fully charged and hence capacitor C gets fully charged and rising edge of clock pulse and hence capacitor C gets fully charged pulse produces positive spike and trailing edge of clock pulse

Sequential Logic produces nega is provided to Flip-Flop resi commonly kno It can be c.

- (1) Positiv
- (2) Negati
- (1) Positive If Flip-Flo to have positiv
- (2) Negative If Flip-Flo to have negati Let's make

### Edge Tri

(1) For edge in output rising edg clock puls



(2) Output ca instant.

(3) The possi multiple o respect to for a part almost ne having wi slave flip-

# 4.8 EDGE TR

The circui flop is shown ogic and Design

Sequential Logic Circuits and its Design 261

Solvential across resistances R. Clock pulse in the form of spikes negative spike across resistances R. Clock pulse in the form of spikes produces negative spike and a produced to NAND gates. Gates are activated on positive spike and a produced to NAND gates. poduces negative spine actions registrances R. Clock pulse in the form of spikes in the form of spikes and hence is provided to NAND gates. Gates are activated on positive spike and hence is provided to the applied inputs. This process is provided to the spine are activated on positive spike and hence responds according to the applied inputs. This process is most spin responds according to the applied inputs. fip flor known as edge triggering.

It can be classified into two categories:

(1) Positive edge triggering (2) Negative edge triggering

(1) Positive Edge Triggering Positive points on positive going edge of clock, then Flip-Flop is said to have positive edge triggering.

(2) Negative Edge Triggering If Flip-Flop responds on negative going edge of clock, then Flip-Flop is said to have negative edge triggering.

Let's make some differences between edge triggering and level triggering.

wave signal, onize overall

its, for which

NOW?

Flip-Flops are control input


Top is said to


Flip-Flop is

ilize clock for

Edge Triggering

(1) For edge triggering clock, change in output takes place only on rising edge or falling edge of clock pulse.






- ② Output can change only at one instant.
- (3) The possibility of undergoing multiple changes in output with respect to any change in input for a particular edge of clock is almost negligible and hence it is having wider scope in master slave flip-flop.

# **Level Triggering**

(1) For level triggering clock, change in output takes place on high clock or low clock.



- (2) Output can change during entire positive level of clock or entire negative level of clock.
- (3) The possibility of undergoing multiple changes in output with respect to any change in input for a particular level of clock is more in level triggering and hence there are more chances of unstability.

## 48 EDGE TRIGGERED S-R FLIP-FLOP

The circuit diagram for edge triggered flip lop is shown as below:

#### DO YOU KNOW?


S-R flip flop is basic by which D and JK flip flop can be derived.

hat:


charged and of clock pulse Here, the clock signal is passed to R, C circuit which is known as RC circuit which converts the clock signal into spikes. Let's take different cases to explain functionality of edge triggered S-R flip flop.

Case 1: 
$$S = 0$$
 &  $Clk - Low$  (is shown as  $Clk = 0$  or  $\downarrow$ )

This is the case of initialization of flip flop and flip flop is assumed to be reset because  $Q_n = 0$ .



Now let's make clock pulse high (means clock pulse = 1 or  $\uparrow$ ). This time we assume  $Q_n = 1$ 



Subcase 1:

Z Clock

Let's revers

Clock


From case

Case 3:

Subcase 1

Clock

Let's reve



nown as RC circuit nt cases to explain

as Clk = 0 or  $\downarrow$ )

ssumed to be reset

Showing no change n output Q<sub>n+1</sub>=Q<sub>n</sub>.

1). This time we

again no change  $Q_{n+1} = Q_n$ 

&  $Q_n = 1$ 




Fig. 4.39. (a)

Let's reverse the situation and take  $Q_n = 0$ 




Fig. 4.39. (b)

From case 2: subcase 1 and subcase 2, we can conclude that, flip-flop is in set state.

From case 2: subcase 1 and subcase 2, we can establish 
$$Q_n = 1$$

$$S = 0$$

$$R = 1$$
& Clock = High or  $\uparrow$  &  $Q_n = 1$ 

Subcase 1:




Fig. 4.40.

Let's reverse the situation and take  $Q_n = 0$ 

Fig. 4.43.

sequential Logic From case to be in indete The Truth

C

4.9 CLOCKE

For clocked fl the inputs i.e. till the right i

> Clock (CLK) 77

> > R-

Here wh remain in the changes for

- When

i.e., — V

- When

When

 $\overline{Q}_{n=1}$ 

ogic and Design

op is in Reset or

ement of  $Q_{n+1}$ 

Logic Circuits and its Design From case 4: subcase 1 and subcase 2, we can conclude that, flip flop is said rion determinate state.

4: subcerminate	S	as follo	$Q_{n+1}$
ck	-	×	140 Change Vell
0	×	×	No change $(Q_n)$
1	×	×	No change $(Q_n)$
	×	0	$Q_n$
	0	1	0 (Reset)
	1	0	1 (Set)
	1	0	Indeterminate stat

49 CLOCKED S-R FLIP FLOP for clocked flip flop we provide extra input i.e., a square wave signal alongwith the inputs i.e., S and R. Clock signal (Clk) prevents the flip flop changing state the right instant occurs. The circuit diagram is shown as:




Fig. 4.44.

Here where clock signal is '0', then there is no change in the output (it will remain in the previous state). When clock signal is high i.e., '1', then only output changes for different combinations of inputs.

i.e., — When clock = '1' and S = 0 & R = 0, then

Output  $Q_{n+1} = Q_n$ 

When clock = '1' and S = 0 & R = 1, then

Output  $Q_{n+1} = 0$  (Reset state)

When clock = 1 and S = 1 & R = 0, then

Output  $Q_{n+1} = 1$  (Set state)

When clock = 1, and S = 1 & R = 1, then

Output  $Q_{n+1} = \overline{Q_{n+1}} = 1 = \text{Indeterminate state} / \text{Forbidden state}$ .

# Summarizing with Truth Table i.e.,

Clock (clk)	S	R	$Q_{n+1}$
0	×	×	No change $(Q_n)$
1	×	×	No change $(Q_n)$
1	0	0	$Q_n$ (No change)
1	0	1	0 (Reset)
1	1	0	1 (Set)
1	1	1	Indeterminate state

<sup>&#</sup>x27;x' means don't care condition

#### 4.10 EDGE TRIGGERED D-FLIP FLOP

#### Utility of D Flip Flop

To store single data bit i.e., either 1 or 0. D flip flop can be derived from S.R. flip flop by adding an inverter in the circuit. Data input from S terminal is inverted and provided to R terminal.





Fig. 4.45. Circuit Diagram.






Fig. 4.46. Logic Symbol.

Sequential Logic Circuits
Timing Diagram of


CLK-


D-


Q

Here

Timing Diagram









e state

be derived from S-R from S terminal is








Fig. 4.47.

Here

	D	Q
CLK D	<b>D</b>	No change (NC)
0	×	NO CHARGO (NC)
1	×	No change (NC)
1	×	No change (NC)
1		0
1	0	0
1	1	1

Timing Diagram For Clocked D Latch




Fig. 4.48. (a)