In this case, we have two cross coupled NAND gates  $N_1$  and  $N_2$ . Cross coupled means output of  $N_1$  is connected as input of  $N_2$  and similarly output of  $N_2$  is connected as input of  $N_1$ . Due to this cross coupling, feedback is produced in the circuit and it is possible to attain either of two states 1 or 0.

## DO YOU KNOW?

NAND and NOR Latches are preferred over Transistor Latches because of advance ment of IC Technology.

Fig. 4.9 S-R Latch contains – Two Inputs – 
$$\overline{S}$$
 &  $\overline{R}$  – Two outputs –  $Q_{n+1}$  &  $\overline{Q}_{n+1}$ 

where  $\overline{Q}_{n+1}$  is complement of  $Q_{n+1}$ 

As we are using NAND Gates, we must remember truth table of NAND Gate as:





Fig. 4.11.

For NAND Gate,

If any input is low then output is high.

else output is low.

Taking different cases to explain functionality of NAND Latch:



Sequential Logic

11<sup>5</sup>

1 R

Output Q

Case 2:

Assume

1

1

0

I

and Design


M Ś

tches are ansistor advance.

f NAND

w then


e



Showing  $\overline{Q}_{n+1}$  output connected back with input of  $N_1$  and hence  $Q_{n+1} = 1$ 

Fig. 4.12.

Concluding Case 1 = 1 is same as  $Q_n = 1$  means Latch is in same state means no change in output. It is same as we had assumed.



Sequential Logic C

0<sup>5</sup>-

ıR−


Conclu state.

Case 4

Assume

Concluding Case 2

As output  $Q_{n+1} = 0$ , Hence Latch is said to be in Reset or Clear state.



Showing Q<sub>n</sub> output connected back with input of N<sub>2</sub> and hence

1 Ā N2 FIG. 4.14.

Showing  $\overline{Q_{n+1}}$  output connected back with input of N<sub>1</sub> and hence  $\mathbf{Q}_{\mathsf{n+1}} = \mathbf{1}$ 

Concluding Case 3

As output  $Q_{n+1} = 1$ , Hence Latch is said to be in set state.

state.






Fig. 4.15.

Concluding Case 3: As output  $Q_{n+1} = 1$ , hence latch is said to be in set





Showing Q<sub>n</sub> output connected back with input of N<sub>2</sub> and hence  $\overline{Q_{n+1}} = 1$ 

Showing Q<sub>n+1</sub> output connected back with input of N<sub>1</sub> and hence  $Q_{n+1} = 1$ 

FIG. 4.16.

Concluding Case 4: As  $\overline{S} = \overline{R} = 0$ , Both  $Q_{n+1} = \overline{Q_{n+1}} = 1$ . As  $\overline{Q_{n+1}}$  is complement of  $Q_{n+1}$ , but we are getting both same and this is violating law of complement. Hence it is not allowed condition, that we have achieved. **Summarizing Four Cases** 

| 0 | 0 | 1 | R | $Q_{n+1}$ | $Q_{n+1}$        | State Achieved       |
|---|---|---|---|-----------|------------------|----------------------|
| 0 | 1 | 1 | 0 | $Q_n$     | $\overline{Q_n}$ | No Change (Inactive) |
| 1 | 1 | 0 | 1 | 1         | 0                | Reset (clear) Set    |
|   |   |   |   | ?         | ?                | Ambiguous/Forbidden  |

Sequential Log 4.4.1 Timin We can assume it as low/high Here we

Here


have assumed it as low

249

ogic and Design

put with hence

s  $\overline{Q_{n+1}}$  is ng law of ł.



Sequential Logic Circuits and its Design Jaque Timing Diagram - NAND Latch High . High -Low . Low -LOW Low High High Low High Low High Qn+1 -We can assume it as low/high Here we have assumed S=1 | S=1 | S=1 it as low S=0 S=1  $\overline{S}=1$   $\overline{S}=1$   $\overline{S}=1$   $\overline{R}=1$   $\overline{R}=0$   $\overline{R}=1$ S=0 R=1 | R=0 | R=1 R=1. S=0 R=0 R=1 No I Reset I No R=1 Set i Reset I Set change No I Reset I No change Set change change R=1 S=1 R=1 No change No change

FIG. 4.16. (a)

Here

| $\bar{s}$ | $\overline{R}$ | $Q_{n+1}$             |
|-----------|----------------|-----------------------|
| 0         | 0              | Race/ Forbidden state |
| 0         | 1              | 1 (Set)<br>0 (Reset)  |
| 1         | 0              | 0 (Reset)             |
| 1         | 1              | No change             |
| 1 1       | 1              | No change             |

### 4.5 R-S NOR LATCH




Fig. A. R-S Latch: Circuit Diagram.





Fig. B. R-S Latch : Logic symbol

In this case, we have two cross coupled NOR gates  $N_{11}$  and  $N_{12} \cdot C_{N_{08}}$  coupled means output of  $N_{11}$  is connected as input of  $N_{12}$  and similarly output of  $N_{12}$  is connected as input of  $N_{11}$ . Due to this cross coupling, feedback is produced  $N_{12}$  is connected as input of  $N_{11}$ . Due to attain either of two states 1 or 0. in the circuit and it is possible to attain either of two states 1 or 0. Fig. A : S-R Latch contains – Two Inputs – R & S as well as

– Two outputs –  $Q_{n+1}$  &  $\overline{Q}_{n+1}$ 

where  $\overline{Q}_{n+1}$  is complement of  $Q_{n+1}$ 

As we are using NOR Gates, we must remember truth table of NOR Gate as:




|   | A   | <b>B</b> | X |
|---|-----|----------|---|
| F | . 0 | 0 0      | 1 |
|   | 0   | 1 1      | 0 |
|   | 1   | 0 1      | 0 |
|   | 1   | 1 (      | 0 |
|   |     |          |   |

Fig. 4.17.

For NOR Gate, If any input is high then output is low. else output is high.

Let's again take different cases to explain functionality of NOR Latch:



Showing Q<sub>n</sub> output connected back with input of N<sub>12</sub> and hence Sequential Logic Cir 0

回<sup>s</sup>

Concluding Ca There is no called as Inact

Case 1:

Assume Similar t

Concluding

Output ( It is same as

Case 2

Assume

d Design · Cross utput of roduced


R Gate

te, high low. high.


Sequential Logic Circuits and its Design  $Q_{n=1}$ OF os FIG. 4.18.

Showing  $\overline{Q_{n+1}}$  output connected back with input of N<sub>11</sub> and hence

Concluding Case 1 : Subcase 1 : There is no change in output, as  $Q_{n+1} = Q_n = 1$  (same). Hence this state is called as Inactive state.





 $Q_{n+1} = Q_n = 0$ 



### Concluding Case 1

Output  $Q_{n+1} = Q_n$  means Latch is in same state means no change in output. It is same as we had assumed.





OS.

Logic and Design

 $Q_n$  output ed back t of  $N_{12}$ se  $Q_{n+1} = 0$ 


back of N,

Sequential Logic Circuits and its Design  $\begin{array}{c} Q_{n=1} \\ Q_{n+1} \\ Q_{n+1}$ 

Showing  $\overline{Q}_{n+1}$  output connected back with input of  $N_{n}$  and hence  $Q_{n+1} = 0$ 

concluding Case 3:

As output  $Q_{n+1} = 0$ . Hence Latch is said to be in Reset or Clear state.



Showing  $Q_n$  output connected back with input of  $N_{12}$  and hence  $\overline{Q_{n+1}} = 0$ .

Showing  $Q_{n+1}$  output connected back with input of  $N_{n+1}$  and hence  $Q_{n+1} = 0$ .

utput

# Concluding Case 4 : Subcase 1 :

ncluding Case 4: Subcase 1.

Latch is said to be in invalid state or in Race condition because Q  $\overline{Q_{n+1}}$  are simultaneously coming as 0.




Fig. 4.23.

Again Latch is said to be in invalid state because  $Q_{n+1} = \overline{Q_{n+1}} = 0$ . Hence this condition must be avoided.

Sequential Logic Circui Concluding Case As Q and Q are "1" and violating the

Hence we never Summarizing Fo


| R | S |
|---|---|
| 0 | 0 |
| 0 | 1 |
| 1 | 0 |
| 1 | 1 |
|   |   |

Comparison Be

Nand Latch in one of the two app

NOR latch in one of the two app

## 4.5.1. Timing I



change!

tal Logic and Design

because Qn+1&

Sequential Logic Circuits and its Design As Q and  $\overline{Q}$  are simultaneously coming as '0' or simultaneously coming as Concluding Case 4 As  $Q_{n+1}$  and  $Q_{n+1}$  are complement of each other. I simply we never apply R = S = 1, basically to avoid this carries we never apply  $Q_{n+1}$  are complement of each other. Hence we never apply R = S = 1, basically to avoid this condition.

| Summarizing | Four Cases | $Q_{n+1}$ | State achieved              |
|-------------|------------|-----------|-----------------------------|
| R           | 0          | $ar{Q}_n$ | No change                   |
| 0           | 1          | 0         | Set                         |
| 0           |            | 1         | Reset                       |
| 1           | 1  ?       | ?         | Forbidden/Ambiguous or Race |
| 1           | 1          |           |                             |

# Comparison Between NAND Latch & NOR Latch

Nand Latch inputs are normally 1 and there will be no change in output. If one of the two applied inputs is changed to 0, then the output of Latch is changed. NOR latch inputs are normally 0 and there will be no change in output. If one of the two applied inputs is changed to 1, then the output of latch is changed.

# 4.5.1. Timing Diagram for R-S Latch (NOR Based)




Fig. 4.24.

output ck with hence

1 output ack with nd hence

= 0. Hence

## 4.6 CLOCKED SR LATCH

The functionality of clocked SR-Latch is same on unclocked S-R latch but this synchronous sequential logic circuit. We are taking the case of a positive level that this latch won't che triggered S-R Latch. Hence it must be clear that, this latch won't change output until there is positive level of clock signal.





Fig. 4.25. Clocked S-R latch.


Let's take different cases to explain functionality of clocked S-R latch.

Case 1 
$$S=0$$
 & Clock = 0 &  $Q_n=0$ 

This is the case of initialization of latch and latch is assumed to be Reset because  $Q_n = 0$ .



Now Let's make clock pulse high This time we assume  $Q_n = 1$ .



Sequential Logic Circuits Case 2:

Subcase 1:

Clo

R =

Let's reverse th

Subcase 2:

R

From case 2: state.

Case 3

Subcase 1:

Let's revers

gital Logic and Design

R latch but this is of a positive level won't change its

ed S-R latch.

med to be Reset

0 ng no change

out Q<sub>n+1=</sub>Q<sub>n</sub>.

ain no change +1 = Q<sub>n</sub>

Same tial Logic Circuits and its Design S = 1 $Q_n = 1$ Clock-High & R = 0




Fig. 4.28.

Let's reverse the situation and take

Subcase 2:




Fig. 4.29.

From case 2: Subcase 1 & Subcase 2, we can conclude that Latch is in set

Clock-High S = 0Case 3 R = 1

Subcase 1:





Fig. 4.30.

 $l_{el'_8}$  reverse the situation and take  $Q_n = 0$ .


### Subscase 2:




From case 3: Subcase 1 & subcase 2, we can conclude that latch is in RESP or CLEAR state.

Case 4 
$$S=1$$
 & Clock-High &  $Q_n=1$ 

### Subcase 1



 $Q_{n+1} = Q_{n+1} = 1$  [Voilating the statement that  $\overline{Q_{n+1}}$  is complement of  $Q_{n+1}$ Let's reverse the situation and take  $Q_n = 0$ . Subcase 2




From case 4: Subcase 1 & subcase 2, we can conclude that, latch is said to be in indeterminate state.

sequential Logic mari

| Clk |
|-----|
| 0   |
| 1   |
| 1   |
| 1   |
| 1   |
| 1   |

| Clk |   |
|-----|---|
| 1   |   |
| 1   | 1 |
| 1   |   |
| 1   |   |

# 4.6.1. Timin



Digital Logic and Deliver

1

⇒1 ]

at latch is in RESET

n=1

-1

mplement of  $Q_{n+1}$ ].

**⇒**1

at, latch is said to

Logic Circuits and its Design

| marizing with I                                | $Q_{n+1}$ $\overline{Q}_{n+1}$                  |
|------------------------------------------------|-------------------------------------------------|
| ak S                                           | No Change                                       |
| ×××                                            | No Change                                       |
| 0 0                                            | $Q_n$ $\overline{Q_n}$                          |
| 0 0                                            | 0 (Reset) 1                                     |
| $\begin{bmatrix} 0 & 1 \\ 1 & 0 \end{bmatrix}$ | 1 (Set) 0 Indeterminate state / Forbidden state |
| 1 1 1                                          | Indeterminate state                             |

Or

| R | $Q_{n+1}$        |
|---|------------------|
| 0 | $Q_n$            |
| 1 | 0                |
| 0 | 1                |
| 1 | Forbidden state  |
|   | 0<br>1<br>0<br>1 |

# 4.6.1. Timing Diagram Clocked S-R Latch




Fig. 4.34.