

In this case, we have two cross coupled NAND gates N_1 and N_2 . Cross coupled means output of N_1 is connected as input of N_2 and similarly output of N_2 is connected as input of N_1 . Due to this cross coupling, feedback is produced in the circuit and it is possible to attain either of two states 1 or 0.


DO YOU KNOW ?

NAND and NOR Latches are preferred over Transistor Latches because of advancement of IC Technology.

Fig. 4.9 S-R Latch contains – Two Inputs – \bar{S} & \bar{R}
– Two outputs – Q_{n+1} & \bar{Q}_{n+1}

where \bar{Q}_{n+1} is complement of Q_{n+1}

As we are using NAND Gates, we must remember truth table of NAND Gate as :





A	B	X
0	0	1
0	1	1
1	0	1
1	1	0

Fig. 4.11.

For NAND Gate,
If any input is low then
output is high.
else output is low.

Taking different cases to explain functionality of NAND Latch :


Case 1 :



Showing
latch as a
sequential circuit

Taking Q_n as
present
state and Q_{n+1} as
next state.

Showing Q_n output connected
back with input of N_2 and hence
 $Q_{n+1} = 0$



Showing \bar{Q}_{n+1} output connected back with input of N_1 and hence $Q_{n+1} = 1$


Fig. 4.12.

Concluding Case 1

Output $Q_{n+1} = 1$ is same as $Q_n = 1$ means Latch is in same state means no change in output. It is same as we had assumed.

Case 2 :

Assume



Showing Q_n output connected back with input of N_2 and hence $\bar{Q}_{n+1} = 1$

Showing \bar{Q}_{n+1} output connected back with input of N_1 and hence $Q_{n+1} = 0$

Fig. 4.13.

Concluding Case 2

As output $Q_{n+1} = 0$, Hence Latch is said to be in Reset or Clear state.


Case 3 :

FIG. 4.14.


Concluding Case 3

As output $Q_{n+1} = 1$, Hence Latch is said to be in set state.

0 \bar{S} 1 \bar{R} 0 \bar{S} 1 \bar{R} 0 \bar{S} 1 \bar{R} Conclu
state.

Case 4

Assume




Showing Q_n output connected back with input of N_2 and hence $\bar{Q}_{n+1} = 1$

Showing \bar{Q}_{n+1} output connected back with input of N_1 and hence $Q_{n+1} = 1$

Fig. 4.15.

Concluding Case 3 : As output $Q_{n+1} = 1$, hence latch is said to be in set state.

Case 4



Assume $Q_n = 1$

S	R	\bar{S}	\bar{R}	Q_n	Q_{n+1}	\bar{Q}_{n+1}
0	0	1	1	0	0	1
0	0	1	1	1	1	0
1	1	0	0	0	1	1
1	1	0	0	1	1	1




FIG. 4.16.


Concluding Case 4 : As $\overline{S} = \overline{R} = 0$, Both $Q_{n+1} = \overline{Q_{n+1}} = 1$. As $\overline{Q_{n+1}}$ is complement of Q_{n+1} , but we are getting both same and this is violating law of complement. Hence it is not allowed condition, that we have achieved.

Summarizing Four Cases

S	R	\overline{S}	\overline{R}	Q_{n+1}	$\overline{Q_{n+1}}$	State Achieved
0	0	1	1	Q_n	$\overline{Q_n}$	No Change (Inactive)
0	1	1	0	0	1	Reset (clear)
1	0	0	1	1	0	Set
1	1	0	0	?	?	Ambiguous/Forbidden State

Sequential Log

4.4.1 Timin



Here

4.5 R-S

R

S

F

Sequential Logic Circuits and its Design

4.4.1 Timing Diagram - NAND Latch




FIG. 4.16. (a)

Here

\bar{S}	\bar{R}	Q_{n+1}
0	0	Race/ Forbidden state
0	1	1 (Set)
1	0	0 (Reset)
1	1	No change

4.5 R-S NOR LATCH




Fig. A. R-S Latch : Circuit Diagram.





Fig. B. R-S Latch : Logic symbol

In this case, we have two cross coupled NOR gates N_{11} and N_{12} . Cross coupled means output of N_{11} is connected as input of N_{12} and similarly output of N_{12} is connected as input of N_{11} . Due to this cross coupling, feedback is produced in the circuit and it is possible to attain either of two states 1 or 0.

Fig. A : S-R Latch contains – Two Inputs – R & S as well as
– Two outputs – Q_{n+1} & \bar{Q}_{n+1}

where \bar{Q}_{n+1} is complement of Q_{n+1}

As we are using NOR Gates, we must remember truth table of NOR Gate as :



A	B	X
0	0	1
0	1	0
1	0	0
1	1	0

Fig. 4.17.

For NOR Gate,
If any input is high
then output is low.
else output is high.

Let's again take different cases to explain functionality of NOR Latch :


Case 1 : **Subcase 1**

$$R = 0$$

$$S = 0$$

Assume

$$Q_n = 1$$



Showing Q_n output
connected back with
input of N_{12} and hence
 $\bar{Q}_{n+1} = 0$

Sequential Logic Circuit

$\boxed{0}$ R

$\boxed{0}$ S

Concluding Case
There is no
called as Inactive

Case 1 :

Assume
Similar to

Concluding
Output
It is same as

Case 2

Assume




FIG. 4.18.

Showing \bar{Q}_{n+1} output connected back with input of N11 and hence $Q_{n+1} = 1$

Concluding Case 1 : Subcase 1 :

There is no change in output, as $Q_{n+1} = Q_n = 1$ (same). Hence this state is called as Inactive state.

Case 1 :

Subcase 2

$R = 0$

$S = 0$

$Q_n = 0$

Assume

Similar to subcase 1, we found that

$$Q_{n+1} = Q_n = 0$$




Fig. 4.19.

Concluding Case 1

Output $Q_{n+1} = Q_n$ means Latch is in same state means no change in output. It is same as we had assumed.


Case 2 :

$R = 0$

$S = 1$

$Q_n = 1$

Assume






Fig. 4.20.

Concluding Case 2 :


As output $Q_{n+1} = 1$. Hence Latch is said to be in set state.

Case 3

$R = 1$
 $S = 0$

Assume

$Q_n = 0$



Showing Q_n output connected back with input of N_{12} and hence $Q_{n+1} = 1$

Sequential Logic Circuits and its Design




Fig. 4.21.

Showing $\overline{Q_{n+1}}$ output connected back with input of N_{11} and hence $Q_{n+1} = 0$

Concluding Case 3 :

As output $Q_{n+1} = 0$. Hence Latch is said to be in Reset or Clear state.


Case 4 : Subcase 1

$$R = 1$$

$$S = 1$$

$$Q_n = 1$$

Assume



Showing Q_n output connected back with input of N_{12} and hence $\overline{Q_{n+1}} = 0$.

Showing Q_{n+1} output connected back with input of N_{11} and hence $Q_{n+1} = 0$.

Fig. 4.22.

Concluding Case 4 : Subcase 1 :


Latch is said to be in invalid state or in Race condition because Q_{n+1} and \overline{Q}_{n+1} are simultaneously coming as 0.

Case 4 : Subcase 2

Assume

$$\begin{aligned} R &= 1 \\ S &= 1 \end{aligned}$$

$$Q_n = 0$$



Showing \overline{Q}_n output connected back with input of N_{11} and hence $Q_{n+1}=0$.

Showing Q_{n+1} output connected back with input of N_{12} and hence $\overline{Q}_{n+1}=0$.

Fig. 4.23.

Again Latch is said to be in invalid state because $Q_{n+1} = \overline{Q}_{n+1} = 0$. Hence this condition must be avoided.

Sequential Logic Circuit

Concluding Case

As Q and \overline{Q} are '1' and violating the

Hence we never

Summarizing For


R	S
0	0
0	1
1	0
1	1

Comparison Between

Nand Latch in one of the two app

NOR latch in one of the two app

4.5.1. Timing Diagram



Concluding Case 4

As Q and \bar{Q} are simultaneously coming as '0' or simultaneously coming as '1' and violating the fact that Q_{n+1} and \bar{Q}_{n+1} are complement of each other. Hence we never apply $R = S = 1$, basically to avoid this condition.


Summarizing Four Cases

R	S	Q_{n+1}	\bar{Q}_{n+1}	State achieved
0	0	Q_n	\bar{Q}_n	No change
0	1	1	0	Set
1	0	0	1	Reset
1	1	?	?	Forbidden/Ambiguous or Race

Comparison Between NAND Latch & NOR Latch

Nand Latch inputs are normally 1 and there will be no change in output. If one of the two applied inputs is changed to 0, then the output of Latch is changed.

NOR latch inputs are normally 0 and there will be no change in output. If one of the two applied inputs is changed to 1, then the output of latch is changed.

4.5.1. Timing Diagram for R-S Latch (NOR Based)**Fig. 4.24.**

Here	R	S	Q_{n+1}
	0	0	No change
	0	1	1 (set)
	1	0	0 (Reset)
	1	1	Race

4.6 CLOCKED SR LATCH

The functionality of clocked SR-Latch is same as unclocked S-R latch but this is a synchronous sequential logic circuit. We are taking the case of a positive level triggered S-R Latch. Hence it must be clear that, this latch won't change its output until there is positive level of clock signal.




Fig. 4.25. Clocked S-R latch.

Let's take different cases to explain functionality of clocked S-R latch.

Case 1 $S = 0$ & $R = 0$ & $\text{Clock} = 0$ & $Q_n = 0$

This is the case of initialization of latch and latch is assumed to be Reset because $Q_n = 0$.




Fig. 4.26.

Now Let's make clock pulse high
This time we assume $Q_n = 1$.




Fig. 4.27.

Sequential Logic Circuits

Case 2 :

$S =$
 $R =$

Subcase 1 :

Let's reverse the
Subcase 2 :

From case 2 :
state.

Case 3

Subcase 1 :

Let's reverse

Sequential Logic Circuits and its Design

Case 2:

$$\begin{matrix} S = 1 \\ R = 0 \end{matrix}$$

&

Clock-High &

$$Q_n = 1$$

Subcase 1:




Fig. 4.28.

Let's reverse the situation and take $Q_n = 0$

Subcase 2:




Fig. 4.29.

From case 2 : Subcase 1 & Subcase 2, we can conclude that Latch is in set state.

Case 3

$$\begin{matrix} S = 0 \\ R = 1 \end{matrix}$$

&

Clock-High &

$$Q_n = 1$$

Subcase 1:




Fig. 4.30.

Let's reverse the situation and take $Q_n = 0$.

Subcase 2 :




Fig. 4.31.

From case 3 : Subcase 1 & subcase 2, we can conclude that latch is in RESET or CLEAR state.

Case 4 $S = 1$ & $R = 1$ & **Clock-High** & $Q_n = 1$

Subcase 1




Fig. 4.32.

$Q_{n+1} = \overline{Q}_{n+1} = 1$ [Violating the statement that \overline{Q}_{n+1} is complement of Q_{n+1}].
Let's reverse the situation and take $Q_n = 0$.

Subcase 2




Fig. 4.33.


From case 4 : Subcase 1 & subcase 2, we can conclude that, latch is said to be in indeterminate state.

Sequential Logic
Summary:

Clk	
0	
1	
1	
1	
1	
1	

Clk	
1	
1	
1	
1	

4.6.1. Timing



Summarizing with Truth table

Clk	S	R	Q_{n+1}	$\overline{Q_{n+1}}$
0	x	x	No Change	No Change
1	x	x	Q_n	$\overline{Q_n}$
1	0	0	0 (Reset)	1
1	0	1	1 (Set)	0
1	1	0	Indeterminate state / Forbidden state	
1	1	1		

Or

Clk	S	R	Q_{n+1}
1	0	0	Q_n
1	0	1	0
1	1	0	1
1	1	1	Forbidden state

4.6.1. Timing Diagram Clocked S-R Latch




Fig. 4.34.